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Frequency-To-Amplitude Converter: A Concept 
Clock Stop Pulse 
Frequency-To-Amplitude Converter 
The problem: 
The accurate detection of speech frequencies is a 
major obstacle in achieving accurate speech processing 
and bandwidth compression. Standard frequency-to-
amplitude conversion requires special frequency counters 
and frequency discriminators with resultant trade-offs 
between signal bandwidth and signal quality. Conse-
quently, the bandwidth compression is achieved at the 
expense of voice quality and intelligibility. 
The solution: 
A newly designed circuit allows direct frequency-
to-amplitude conversion without the need for special 
counters and discriminators and provides for individual 
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or simultaneous emphasis of the high or low frequencies 
The circuit is simple, small, and light weight, and is 
versatile in its frequency range and region of conversion. 
How it's done: 
The figure shows the new frequency-to-amplitude 
converter circuit. It measures the time between zero 
crossings of a given input signal. In operation, the signal 
is first sensed through a zero crossing detector (not 
shown in the figure) and then applied simultaneously 
into a JK flip-flop and an inverter. When this action 
occurs, the Q1 output of a two-stage flip-flop opens 
a nand gate (No. 1) and allows clock pulses from a 
high-speed clock to drive an 8-bit binary counter. When 
the second zero crossing occurs, the Q1 output of the 
flip-flop closes the nand gate (No. 1) and stops the 
clock pulse drive to the counter. At this time the 
counter stops counting, and Its value, via 8 inverters, is 
dumped into an 8-bit storage register as a result of a 
storage actuate pulse derived from the Q1 and Q2 outputs 
of the two-stage flip-flop. Following this storage action 
a second pulse (called a clear pulse), derived from the 
Q1 and 02 output of the flip-flops, clears the counter 
and makes the counter ready to repeat the count process 
when the third input signal zero crossing occurs. In the 
meantime, the 8-bit storage register output drives an 
8-bit digital to analog (D/A) converter. The D/A output 
is a voltage level which is a function of the time between
the first and second zero crossing of the input-signal. 
The process is repeated for the third and subsequent 
zero crossing. 
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